Design of Low Power and Area Non-Redundant Radix-4 Signed- Digit (NR4SD) Encoding

نویسنده

  • G. V. Sai Swetha
چکیده

In this paper, we present an engineering of preencoded multipliers for Digital Signal Processing applications based on disconnected encoding of coefficients. To this augment, the Non-Redundant radix-4 Signed-Digit (NR4SD) encoding method, which utilizes the digit values {-1, 0, +1, +2} or {-2,1,0,+1} is proposed prompting to a multiplier outline with less unpredictable incomplete items execution. Broad trial examination confirms that the proposed pre-encoded NR4SD multipliers, including the coefficients memory, are more area and power productive than the traditional Modified Booth plot.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area and Power Efficient Booth’s Multipliers Based on Non Redundant Radix-4 Signed- Digit Encoding

In this paper, we introduce an architecture of pre-encoded multipliers for Digital Signal Processing applications based on off-line encoding of coefficients. To this extend, the Non-Redundant radix-4 Signed-Digit (NR4SD) encoding technique, which uses the digit values {-1, 0, +1, +2} or {-2,-1,0,+1}, is proposed leading to a multiplier design with less complex partial products implementation. E...

متن کامل

A New Architecture Design Implementation of Non- Redundant Radix-4 Signed Multiplier Using HDL

This paper briefly presents architecture of pre-encoded multipliers for Digital Signal Processing applications based on off-line encoding of coefficients. Complex arithmetic operations are widely used in Digital Signal Processing (DSP) applications. To this extend, the Non-Redundant radix-4 Signed-Digit (NR4SD) encoding technique, which uses the digit values (-1;0;+1;+2) or (-2;-1; 0;+1) is pro...

متن کامل

Design and Synthesis of High Speed Low Power Signed Digit Adders

Signed digit (SD) number systems provide the possibility of constant-time addition, where inter-digit carry propagation is eliminated. Such carry-free addition is primarily a three-step process; adding the equally weighted SDs to form the primary sum digits, decomposing the latter to interim sum digits and transfer digits, which commonly belong to {–1, 0, 1}, and finally adding the tra...

متن کامل

An improved maximally redundant signed digit adder

Signed digit (SD) number systems support digit-parallel carry-free addition, where the sum digits absorb the possible signed carries in { 1,0,1}. Radix-2 maximally redundant SD (MRSD) number systems are particularly attractive. The reason is that, with the minimal (h + 1) bits per SD, maximum range is achieved. There are speculative MRSD adders that trade increased area and power for higher spe...

متن کامل

Design of BCD Parrell Multiplier Using Redundant BCD Codes

We present the algorithm and architecture of a BCD parallel multiplier that exploits some properties of two different redundant BCD codes to speed up its computation: the redundant BCD excess-3 code (XS-3), and the overloaded BCD representation (ODDS). In addition, new techniques are developed to reduce significantly the latency and area of previous representative high performance implementatio...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016